



COMPUTER ARCHITECTURE

Instruction Level Parallelism Exploitation



- □ Introduction to pipelining.
- Hazards.
 - Structural hazards.
 - Data hazards
 - Control hazards.
 - Compile-time alternatives.
 - Run-time alternatives
- Multi-cycle operations.





³ Introduction to pipelining









- Implementation technique: Multiple instructions overlap their execution over time.
 - A costly operation is divided into several simpler suboperations.
 - Sub-operation execution in stages.


Effects:

- <u>Throughput</u> is increased.
- Latency does not decrease.



5








Case: MIPS

ARCOS

Instruction Fetch (IF)

- Send PC value to memory.
- Fetch current instruction.
- Update PC (e.g. add 4).



Computer Architecture - 2014 - J. Daniel García


Universidad





□ Instruction Decode (*ID*)

- Decode current instruction.
- Read referenced source registers values.
- Perform equality test on register values.
- Sign-extend offset field of instruction.
- Compute possible branch target (offset + incremented PC).



Computer Architecture - 2014 - J. Daniel García


Universidad





Execution / Effective Address(EX)

- ALU operates on operands:
 - Memory reference: ALU adds base register and offset to form effective address.
 - Register-Register: ALU performs operation o values from register file.
 - Register-Immediate: ALU performs operation on value from register file and sign extended immediate.



Computer Architecture - 2014 - J. Daniel García

Universidad




Case: MIPS

□ Memory Access (MEM)

- Load instructions:
 - Read using effective address computed in EX.
- Store instructions:
 - Write data from second register read from register file in ID into effective address computed in EX.

□ Write-back (WB)

Write result (from memory or ALU) into register file.




Computer Architecture - 2014 - J. Daniel García

Universidad








Computer Architecture - 2014 - J. Daniel García





- A n-depth pipeline, has n times the needed bandwidth compared to the non-pipelined version when clock rate is the same.
 - Solution: Caching, caching, caching, …
- Separation into data and instruction caches suppresses some memory conflicts.
- Instructions in the pipeline should not try to use the same resource at the same time.
 - Solution: Introduce registers at every stage boundary.



Computer Architecture - 2014 - J. Daniel García

16

Universidad





- □ Non-pipelined processor:
 - Clock cycle: 1ns
 - ALU operations (40%) and branching (20%): 4 cycles.
 - Memory operations (40%): 5 cycles.
 - Pipeline overhead: 0.2 ns
- □ ¿Which is the pipelined version speedup?

$$t_{orig} = \text{clock cycle} \times \text{CPI} = \ln s \times (0.6 \times 4 + 0.4 \times 5) = 4.4ns$$
$$t_{pipeline} = \ln s + 0.2ns$$
$$S = \frac{4.4ns}{1.2ns} = 3.7$$





Pipeline hazards

Structural hazards Data hazards

Control hazards









Hazard: Situation preventing next instruction to start at the expected clock cycle.

- Hazards reduce pipelined architectures performance.
- Hazards:
 - Structural hazard.
 - Data hazard.
 - Control hazard.
- Simple approach for hazards:
 - Stall the instruction flow.
 - Already started instructions will continue.





- When the processor cannot support all possible instruction sequences.
 - Two pipeline stages need to use the same resource at the same cycle.
- Reasons:
 - Functional units which are not fully pipelined.
 - Functional units which are not duplicated.
- These hazards can be avoided at the cost of a more expensive hardware.





Pipeline speedup.

 $S = \frac{\text{average instr time non pipelined}}{\text{average instr time pipelined}} = \frac{CPI_{\text{nonpipelined}} \times \text{cycle}_{\text{nonpipelined}}}{CPI_{\text{pipelined}} \times \text{cycle}_{\text{pipelined}}}$

Pipeline ideal CPI is 1.

Need to add stall cycles per instruction.

Non pipelined processor:

- CPI=1, but clock cycle much higher.
- Clock cycle is N times pipelined cycle.

N is pipeline depth


$$S = \frac{\text{pipeline depth}}{1 + \text{stalls per instruction}}$$

Computer Architecture - 2014 - J. Daniel García



Structural hazard: Example






Computer Architecture - 2014 - J. Daniel García



Structural hazard: Example









- Two alternative designs:
 - □ A: No structural hazard. Clock cycle \rightarrow 1 ns.
 - **B**: With structural hazards. Clock cycle $\rightarrow 0.9$ ns.
 - Data access instructions with hazards: 30%.
- □ ¿Which is the fastest alterantive?

$$t_{inst}(A) = CPI \times cycle = 1 \times 1ns = 1ns$$

$$t_{inst}(A) = CPI \times cycle = (0.6 \times 1 + 0.4 \times (1+1)) \times 0.9 = 1.4 \times 0.9 = 1.26ns$$





²⁵ Pipeline hazards

Structural hazards
Data hazards
Control hazards









A data hazard happens when the pipeline modifies the read/write access order to operands.


I1: DADD R1, R2, R3
I2: DSUB R4, R1, R5
I3: AND R6, R1, R7
I4: OR R8, R1, R9
I5: XORR10, R1, R11

I2 reads R1 before I1 modifies it.
I3 reads R1 before I1 modifies it.
I4 gets the right value
Register file read in second

half of cycle.

□ 15 gets right value.






Computer Architecture - 2014 - J. Daniel García



Stalls in data hazards









- Read After Write.
 - Instruction i+1 tries to read a datum before instruction i writes it.

i:	add r1 , r2, r3
i+1:	sub r4, r1 , r3

- □ If there is a data dependency:
 - Instructions can neither be executed in parallel nor overlap.
- □ Solutions:
 - Hardware detection.
 - □ Compiler control.

Computer Architecture - 2014 - J. Daniel García





Write After Read:

Instruction i+1 modifies operand before instruction i reads it.

sub r4, r1 , r3
add r1 , r2, r3
mul r6, r1, r7

□ Also known as anti-dependency (compiler domain).

- □ Name reuse.
- □ Cannot happen in MIPS with 5-stages pipeline.
 - □ All instructions with 5 stages.
 - Reads are always in stage 2.
 - Writes are always in stage 5.



Write After Write:

Universidad

www.uc3m.es

Carlos III de Madrid

Instruction i+1 modifies operand before instruction i modifies it.

Data hazards: WAW

i:	sub r1 , r4, r3
i+1:	add r1 , r2, r3
i+2:	mul r6, r1, r7

□ Also known as output dependency (compiler domain).

- □ Name reuse.
- □ Cannot happen in MIPS with 5-stages pipeline.
 - □ All instructions with 5 stages.
 - Writes are always in stage 5.





- RAW dependencies:Forwarding.
- □ WAR y WAW dependencies:
 - Register renaming:
 - Statically by compiler.
 - Dynamically by hardware.





- Technique to avoid some data stalls.
- Basic idea:
 - No need to wait until result is written into register file.
 - Result is already in pipeline registers.
 - Use this value instead of the one from the register file.


Implementation:

- Results from EX and MEM stages written into ALU input registers.
- Forwarding logic selects between real input and forwarding register.



34










Not every hazard can be avoided with forwarding. You cannot travel backwards in time!

I1: LD R1, (0)R2
I2: DSUB R4, R1, R5
I3: AND R6, R1, R7
I4: OR R8, R1, R9
I5: XOR R10, R1, R11




In this case a stall is needed



Memory access stalls





Computer Architecture - 2014 - J. Daniel García





³⁷ Pipeline hazards

Structural hazards Data hazards Control hazards Compile time alternatives Run-time alternatives









A control hazard is associated to a PC modification instruction.

Next instruction is not known until current one completes.

□ Terminology:

Taken branch: PC is updated.

Not taken branch: PC is not updated.

Problem:

Pipeline assumes branch will not be taken.

What if, after ID, we find out branch needs to be taken?





Compile-time: Fixed for all program execution.

- Software may try to minimize impact if it knows hardware behavior.
- Compiler can do this job.
- Run-time: Variable behavior during program execution.
 - Tries to predict what software will do.



ARCOS



Carlos III de Madrid

Universidad

www.uc3m.es

- Pipeline freezing.
- Fixed prediction.
 - Always not taken.
 - Always taken.
- Delayed branching.

In many cases the compiler needs to know what will be done to reduce negative impacts.






- Idea: If current instruction is a branch stop or flush subsequent instructions from the pipeline until target is known.
 - Run-time penalty is known.
 - Software (compiler) cannot do anything.
- Branch target is known in ID stage
 - Repeat next instruction FETCH.



FETCH repetition





Computer Architecture - 2014 - J. Daniel García





Idea: Assume branch will be <u>not-taken</u>.

- Avoids updating processor state until branch not taken is confirmed.
- If branch is taken, subsequent instructions are retired from pipeline and next instruction is fetched from branch target.
 - Transforms instructions in NOPs.
- Compiler task:

Universidad


www.uc3m.es

Organize code setting most frequent option as nottaken and inverting condition if needed.



Fixed prediction: not-taken









Idea: Assume branch will be <u>taken</u>.

- As soon as branch is decoded and target is computed, target instructions start to be fetched.
- In a 5-stages pipeline does not provide improvements.
 - Target address not known until branch decision is made.
 - Useful in processors with complex and slow conditions.

Compiler task:


Organize code setting most frequent option as taken and inverting condition if needed.





Idea: Branch happens after executing <u>n subsequent</u> instructions to branch instruction.

In 5-stages pipeline: 1 delay slot.






Delayed branching



Branch Instruction


Delayed instruction

Next or target instruction



Delayed branching: Compiler Carlos III de Madrid





48

Universidad

www.uc3m.es





- Compiler effectiveness for the 1-slot case:
 - Fills around 60% slots.
 - Around 80% instructions executed in slots are useful for computation.
 - Around 50% slots filled usefully.
- With deeper pipelines and multiple issue more slots are needed.
 - Need to move to more popular dynamic approaches.





- Branch stalls number depends on:
 - Branch frequency.
 - Branch penalty.

stall cycles from branches = branch frequency \times branch penalty

$$S = \frac{\text{pipeline depth}}{1 + \text{branch frequency} \times \text{branch penalty}}$$





- □ MIPS R4000 (deeper pipeline).
 - 3 stages before knowing branch target.
 - 1 additional stage to evaluate condition.
 - Assuming no data stalls in comparisons.
 - Branch frequency:
 - Unconditional branch: 4%.
 - Conditional branch, not-taken: 6%
 - Conditional branch, taken: 10%

Branch scheme	Penalty Unconditional	Penalty Not-taken	Penalty Taken
Flush pipeline	2	3	3
Predict taken	2	3	2
Predict not-taken	2	0	3



52



Branch scheme	Unconditional Branch	Branch not-taken	Branch taken	Total
Frequency	4%	6%	10%	20%
Flush pipeline	$0.04 \times 2 = 0.08$	0.06 x 3=0.18	0.10 x 3=0.30	0.56
Predict taken	$0.04 \times 2 = 0.08$	0.06 x 3 = 0.18	0.10 x 2 = 0.20	0.46
Predict not-taken	0.04 x 2 = 0.08	0.06 x 0 = 0.00	0.10 x 3 = 0.30	0.38

Contribution over ideal CPI

Speedup of predicting <u>taken</u> over flushing pipeline.

$$S = \frac{1 + 0.56}{1 + 0.46} = 1.068$$

Speedup of predicting <u>not-taken</u> over flushing pipeline

$$S = \frac{1 + 0.56}{1 + 0.38} = 1.130$$

Computer Architecture - 2014 - J. Daniel García





⁵³ Pipeline hazards

Structural hazards Data hazards **Control hazards** Compile-time alternatives **Run-time alternatives**










- Each branch is strongly biased:
 - Either it is taken most of the time,
 - Or it is not taken most of the time.

Prediction based on execution profile:

- Run once to collect statistics.
- Collected information used to modify code and take advantage of information.

Prediction with execution profile





Floating point.

Universidad

www.uc3m.es

Carlos III de Madrid

■ Missprediction rate. Average: 9%. Standard deviation: 4%

□ Integer.


■ Missprediction rate. Average: 15%. Standard deviation: 5%





Branch **H**istory **T**able:

Index: Lower portion of branch instruction address (PC).
 Value: 1 bit (branch taken or not last time).




Computer Architecture - 2014 - J. Daniel García





Misspredictions:

- Wrongly predict branch outcome.
- History of different branch in table entry.
- □ BHT results of 2 bits en 4K entries:



Computer Architecture - 2014 - J. Daniel García





- Why does branch prediction work?
 - Algorithms exhibits regularities.
 - Data structures exhibit regularities.
- Is dynamic prediction better than static prediction? It looks like.
 - There is a small amount of important branches in programs with dynamic behavior.





⁵⁹ Multi-cycle operations







- □ Floating point operations in a single cycle?
 - A extremely long clock cycle.
 - Impact on global performance.
 - FPU control logic very complex.
 - Enormous amount of logic in FP units.
- Alternative: Pipelining floating point unit.
 - Execution stage is repeated several times.
 - Multiple functional units in EX.
 - Example: Integer unit, FP and integer multiplier, FP adder, FP and integer divider.


Universidad

www.uc3m.es

Carlos III de Madrid

Pipelining and floating point





EX stage may have a duration more than 1 clock cycle.

Universidad

www.uc3m.es

Carlos III de Madrid





Latency: Number of cycles between an instruction producing a result and an instruction using that result.

Initiation interval: Number of cycles between two instructions using the same functional units.

Operation	Latency	Initiation Interval
ALU entera	0	1
Loads	1	1
FP addition	3	1
FP multiplication	6	1
FP division	24	25

Computer Architecture - 2014 - J. Daniel García





- Pipelined architectures require higher memory bandwidth.
- Pipeline hazards lead to stalls.
 Performance degradation.
- Stalls due to data hazards may be mitigated with compiler techniques.
- Stalls due to control hazards may be reduced with:
 - Compile-time alternatives.
 - Run-time alternatives.

Multi-cycle operations allow for shorter clock cycles.





Computer Architecture. A Quantitative Approach. Fifth Edition.

Hennessy y Patterson. Sections C.1, C2 y C5.

Recommended exercises:
 C.1, C.2, C.3, C.4, C.5