

## Lógica Secuencial en VHDL (III)



## Timing

- Flip-flop samples D at clock edge
- D must be stable when sampled
- Similar to a photograph, D must be stable around clock edge
- If not, metastability can occur





## Input Timing Constraints

- Setup time:  $t_{setup}$  = time *before* clock edge data must be stable (i.e. not changing)
- Hold time:  $t_{hold}$  = time *after* clock edge data must be stable
- Aperture time:  $t_a = \text{time } around \text{ clock edge data must be stable } (t_a = t_{\text{setup}} + t_{\text{hold}})$







## **Output Timing Constraints**

- **Propagation delay:**  $t_{pcq}$  = time after clock edge that the output *Q* is guaranteed to be stable (i.e., to stop changing)
- Contamination delay:  $t_{ccq}$  = time after clock edge that Q might be unstable (i.e., start changing)







# **Dynamic Discipline**

- Synchronous sequential circuit inputs must be stable during aperture (setup and hold) time around clock edge
- Specifically, inputs must be stable
  - at least  $t_{\text{setup}}$  before the clock edge
  - at least until  $t_{hold}$  after the clock edge





## **Dynamic Discipline**

 The delay between registers has a minimum and maximum delay, dependent on the delays of the circuit elements







## Setup Time Constraint

- Depends on the maximum delay from register R1 through combinational logic to R2
- The input to register R2 must be stable at least  $t_{setup}$  before clock edge







### Hold Time Constraint

- Depends on the minimum delay from register R1 through the combinational logic to R2
- The input to register R2 must be stable for at least  $t_{\text{hold}}$  after the clock edge



$$t_{\text{hold}} < t_{ccq} + t_{cd}$$
  
 $t_{cd} > t_{\text{hold}} - t_{ccq}$ 





### Timing Analysis



**Timing Characteristics** 

 $t_{ccq}$  = 30 ps

$$t_{pcq}$$
 = 50 ps

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$

= 35 ps

= 25 ps

$$t_{pd}$$
 = 3 x 35 ps = 105 ps  
 $t_{cd}$  = 25 ps

Setup time constraint:

$$T_c \ge (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$

 $f_c = 1/T_c = 4.65 \text{ GHz}$ 

#### Hold time constraint:

per gate

$$t_{ccq} + t_{cd} > t_{hold}$$
?  
(30 + 25) ps > 70 ps ? No!

t<sub>pd</sub>

t<sub>cd</sub>

NEBRIJA



## **Timing Analysis**

#### Add buffers to the short paths:



 $t_{pd} = 3 \times 35 \text{ ps} = 105 \text{ ps}$   $t_{cd} = 2 \times 25 \text{ ps} = 50 \text{ ps}$  **Setup time constraint:**   $T_c \ge (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$  $f_c = 1/T_c = 4.65 \text{ GHz}$ 

#### **Timing Characteristics**

*t<sub>ccq</sub>* = 30 ps

$$t_{pcq}$$
 = 50 ps

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}}$$
 = 70 ps

$$t_{pd}$$
 = 35 ps  
= 25 ps

Hold time constraint:

 $t_{ccq} + t_{cd} > t_{hold}$ ? (30 + 50) ps > 70 ps ? Yes!





## **Clock Skew**

- The clock doesn't arrive at all registers at same time
- Skew: difference between two clock edges
- Perform worst case analysis to guarantee dynamic discipline is not violated for any register – many registers in a system!









## Setup Time Constraint with Skew

• In the worst case, CLK2 is earlier than CLK1







#### Hold Time Constraint with Skew

• In the worst case, CLK2 is later than CLK1





