




# Lógica Combinacional en VHDL (III)




UNIVERSIDAD  
NEBRIJA

# Restador

Symbol




Implementation




# Comparador: Igualdad


## Symbol



## Implementation



# Comparator: Menor que



# Implementación VHDL


```
library IEEE; use IEEE.STD_LOGIC_1164.ALL;

entity comparator is
  generic(N: integer := 8);
  port(a, b: in STD_LOGIC_VECTOR(N-1 downto 0);
       eq, neq, lt, lte, gt, gte: out STD_LOGIC);
end comparator;

architecture synth of comparator is
begin
  eq <= '1' when (a = b) else '0';
  neq <= '1' when (a /= b) else '0';
  lt <= '1' when (a < b) else '0';
  lte <= '1' when (a <= b) else '0';
  gt <= '1' when (a > b) else '0';
  gte <= '1' when (a >= b) else '0';
end synth;
```




# Arithmetic Logic Unit (ALU)



$F_{2:0}$	Function
000	A and B
001	A or B
010	A + B
011	no usado
100	A and B'
101	A or B'
110	A - B
111	SLT




# Diseño de la ALU



$F_{2:0}$	Function
000	A and B
001	A or B
010	A + B
011	no usado
100	A and B'
101	A or B'
110	A - B
111	SLT




# Ejemplo Set Less Than (SLT)



- Configura una ALU de 32-bit para la operación SLT :  $A = 25$  and  $B = 32$



# Set Less Than (SLT) Example



- Configura una ALU de 32-bit para la operación SLT :  $A = 25$  and  $B = 32$ 
  - $A < B$ , hace que  $Y$  sea la representación de 1 con 32-bits (0x00000001)
  - $F_{2:0} = \mathbf{111}$ 
    - $F_2 = \mathbf{1}$  (sumador funciona como restador), por tanto  $25 - 32 = -7$
    - $-7$  en complement a 2 tiene un 1 en su bit más significativo bit ( $S_{31} = 1$ )
    - $F_{1:0} = \mathbf{11}$  el multiplexor selecciona  $Y = S_{31}$  (zero extended) = 0x00000001.



# Shifters: Desplazamiento

- **Logical shifter:** desplaza el valor a la izquierda o derecho y rellena los espacios vacíos con ceros.
  - Ex: **11001** >> 2 =
  - Ex: **11001** << 2 =
- **Arithmetic shifter:** igual que el lógico, pero en el desplazamiento a la derecha, en vez de rellenar con ceros, rellena con el valor del antiguo bit más (most significant bit - msb).
  - Ex: **11001** >>> 2 =
  - Ex: **11001** <<< 2 =
- **Rotator:** rota los bits en círculo, de forma que esos bits salen por un extremo y entran por el otro.
  - Ex: **11001** ROR 2 =
  - Ex: **11001** ROL 2 =





# Shifters: Desplazamiento

- **Logical shifter:**
  - Ex:  $11001 \gg 2 = 00110$
  - Ex:  $11001 \ll 2 = 00100$
- **Arithmetic shifter:**
  - Ex:  $11001 \ggg 2 = 11110$
  - Ex:  $11001 \lll 2 = 00100$
- **Rotator:**
  - Ex:  $11001 \text{ ROR } 2 = 01110$
  - Ex:  $11001 \text{ ROL } 2 = 00111$



# Diseño del shifter



# Shifters como Multiplicadores, Divisores

- $A \ll N = A \times 2^N$ 
  - Ejemplo:  $00001 \ll 2 = 00100$  ( $1 \times 2^2 = 4$ )
  - Ejemplo:  $11101 \ll 2 = 10100$  ( $-3 \times 2^2 = -12$ )
- $A \ggg N = A \div 2^N$ 
  - Ejemplo:  $01000 \ggg 2 = 00010$  ( $8 \div 2^2 = 2$ )
  - Ejemplo:  $10000 \ggg 2 = 11100$  ( $-16 \div 2^2 = -4$ )



# Multiplicadores

- **Productos parciales** se forman multiplicando un dígito del multiplicador por el multiplicando
- Las sumas parciales **desplazadas** se suman para formar el resultado final.

## Decimal

$$\begin{array}{r} 230 \\ \times 42 \\ \hline 460 \\ + 920 \\ \hline 9660 \end{array}$$

$$230 \times 42 = 9660$$


## Binary

multiplicand	0101
multiplier	x 0111
partial products	<hr/> 0101
	0101
	0101
	+ 0000
result	<hr/> 0100011


$$5 \times 7 = 35$$




# Multiplicador 4 x 4





$$\begin{array}{r}
 \phantom{+} \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 + \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 \hline
 P_7 \phantom{P_6} \phantom{P_5} \phantom{P_4} \phantom{P_3} \phantom{P_2} \phantom{P_1} \phantom{P_0}
 \end{array}$$



# Divisor 4 x 4



Legend



$$A/B = Q + R/B$$

**Algorithm:**

$$R' = 0$$

for  $i = N-1$  to  $0$

$$R = \{R' \ll 1, A_i\}$$

$$D = R - B$$

if  $D < 0$ ,  $Q_i = 0$ ,  $R' = R$

else  $Q_i = 1$ ,  $R' = D$

$$R' = R$$

